



Date

PATENT

I hereby certify that on the date specified below, this correspondence is being deposited with the United States Postal Service as first-class mail in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

august 1, 2006

alexandra Beggs

Alexandra Beggs

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Brent Keeth Attorney Docket No.: 500426.02

Patent No.: US 6,819,611 B2 Serial No.: 09/964,113

Issue Date: November 16, 2004 Filed: September 25, 2001

Title : METHOD AND APPARATUS FOR DATA COMPRESSION IN MEMORY DEVICES

REQUEST FOR CERTIFICATE OF CORRECTION

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450 Certificate

AUG 1:0 2006

Of Correction

Sir:

A Certificate of Correction under 35 U.S.C. § 254 is respectfully requested for the above-identified patent in order to correct Patent and Trademark Office errors made during the printing of the patent. The changes in the patent needed to correct the errors are as follows:

Column, Line	Reads	Should Read
Item (56), References Cited, Other Publications	"Descriptive literature entitled, 400MHz SLDRAM, 4Mx16 SLDRAM Pipelined, Eight Bank, 2.5 V Operation, SLDRAM Consortium Advance Sheet, published throughout the United States,	Descriptive literature entitled, "400MHz SLDRAM, 4Mx16 SLDRAM Pipelined, Eight Bank, 2.5 V Operation," SLDRAM Consortium Advance Sheet, published throughout the United States, pp. 1-22."
Item (57), Line 1	pp. 1-22." "pair of arrays"	pair of arrays,
Column 4, Line 23	"November, 1991 and"	November 1991 and
Column 4, Line 23	INOVCINUEL. 1991 and	NOVEHIUCI 1991 anu

Column 7, Line 62	"appended claims. which"	appended claims, which
Column 8, Line 28	"gate of a transistor"	gate of a transistor;
Column 9, Line 5	"columns each colunn"	columns, each column
Column 9, Line 16	"complementary dais lines"	complementary data lines
Column 9, Line 57	"coupled a"	coupled to a
Column 10, Line 48	"and in"	and an
Column 11, Line 32	"transistor"	transistor;
Column 12, Line 41	"logic stare"	logic state

The above errors for which correction is requested under 35 U.S.C. § 254 were made in the printing of the patent or in the original application. The errors are considered sufficiently important to justify the processing of a Certificate of Correction under 35 U.S.C. § 254. A Form PTO-1050, in duplicate, is enclosed herewith.

The Commissioner is hereby authorized to charge payment of any fees associated with this communication to Deposit Account No. 50-1266. A duplicate copy of this sheet is enclosed.

Favorable consideration of this Request is respectfully requested.

Date

By:

Edward W. Bulchis, Reg. No. 26,847

Customer No. 27,076
Dorsey & Whitney LLP
1420 Fifth Avenue Suite

1420 Fifth Avenue, Suite 3400

Seattle, WA 98101 (206) 903-8785

Respectfully submitted,

Attorney for Applicant(s)

EWB:tdp Enclosures:

Postcard

Form PTO-1050 (+ copy)

h:\ip\clients\micron technology\400\500426.02\500426.02 req cert correct.doc





I hereby certify that on the date specified below, this correspondence is being deposited with the United States Postal Service as first-class mail in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

August 1, 2006

alexandra Beggs

Alexandra Beggs

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Brent Keeth Attorney Docket No.: 500426.02

Patent No. : US 6,819,611 B2 Serial No. : 09/964,113

Issue Date: November 16, 2004 Filed: September 25, 2001

Title : METHOD AND APPARATUS FOR DATA COMPRESSION IN MEMORY DEVICES

REQUEST FOR CERTIFICATE OF CORRECTION

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

A Certificate of Correction under 35 U.S.C. § 254 is respectfully requested for the above-identified patent in order to correct Patent and Trademark Office errors made during the printing of the patent. The changes in the patent needed to correct the errors are as follows:

Column, Line	Reads	Should Read
Item (56), References Cited, Other Publications	"Descriptive literature entitled, 400MHz SLDRAM, 4Mx16 SLDRAM Pipelined, Eight Bank, 2.5 V Operation, SLDRAM Consortium	Descriptive literature entitled, "400MHz SLDRAM, 4Mx16 SLDRAM Pipelined, Eight Bank, 2.5 V Operation," SLDRAM Consortium Advance Sheet,
Item (57), Line 1	Advance Sheet, published throughout the United States, pp. 1-22." "pair of arrays"	published throughout the United States, pp. 1-22."pair of arrays,
Column 4, Line 23	"November. 1991 and"	November 1991 and

Column 7, Line 62	"appended claims. which"	appended claims, which
Column 8, Line 28	"gate of a transistor"	gate of a transistor;
Column 9, Line 5	"columns each colunn"	columns, each column
Column 9, Line 16	"complementary dais lines"	complementary data lines
Column 9, Line 57	"coupled a"	coupled to a
Column 10, Line 48	"and in"	and an
Column 11, Line 32	"transistor"	transistor;
Column 12, Line 41	"logic stare"	logic state

The above errors for which correction is requested under 35 U.S.C. § 254 were made in the printing of the patent or in the original application. The errors are considered sufficiently important to justify the processing of a Certificate of Correction under 35 U.S.C. § 254. A Form PTO-1050, in duplicate, is enclosed herewith.

The Commissioner is hereby authorized to charge payment of any fees associated with this communication to Deposit Account No. 50-1266. A duplicate copy of this sheet is enclosed.

Favorable consideration of this Request is respectfully requested.

Respectfully submitted,

Date:

Bv:

Edward W. Bulchis, Reg. No. 26,847

Customer No. 27,076 Dorsey & Whitney LLP 1420 Fifth Avenue, Suite 3400

Seattle, WA 98101 (206) 903-8785

Attorney for Applicant(s)

EWB:tdp Enclosures:

Postcard

Form PTO-1050 (+ copy)

h:\ip\clients\micron technology\400\500426.02\500426.02 req cert correct.doc

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO.

US 6,819,611 B2

DATED

November 16, 2004

INVENTOR(S)

Brent Keeth

It is certified that errors appear in the above identified patent and that said Letters Patent is hereby corrected as shown below:

Column, Line	Reads	Should Read
Item (56), References	"Descriptive literature	Descriptive literature
Cited, Other Publications	entitled, 400MHz	entitled, "400MHz
	SLDRAM, 4Mx16	SLDRAM, 4Mx16
	SLDRAM Pipelined,	SLDRAM Pipelined,
	Eight Bank, 2.5 V	Eight Bank, 2.5 V
	Operation, SLDRAM	Operation," SLDRAM
	Consortium Advance	Consortium Advance
	Sheet, published	Sheet, published
	throughout the United	throughout the United
	States, pp. 1-22."	States, pp. 1-22."
Item (57), Line 1	"pair of arrays"	pair of arrays,
Column 4, Line 23	"November. 1991 and"	November 1991 and
Column 7, Line 62	"appended claims.	appended claims,
	which"	which
Column 8, Line 28	"gate of a transistor"	gate of a transistor;
Column 9, Line 5	"columns each colunn"	columns, each column
Column 9, Line 16	"complementary dais	complementary data
	lines"	lines
Column 9, Line 57	"coupled a"	coupled to a
Column 10, Line 48	"and in"	and an
Column 11, Line 32	"transistor"	transistor;
Column 12, Line 41	"logic stare"	logic state

MAILING ADDRESS OF SENDER:

DORSEY & WHITNEY LLP 1420 Fifth Avenue, Suite 3400 Seattle, Washington 98101 Patent No. 6,819,611 B2

No. add'l. copies
@ .30 per page

FORM PTO-1050 (REV. 3-82)

 $h:\label{limits} h:\label{limits} h:\l$

MG 14 LUNG

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO.

US 6,819,611 B2

DATED

November 16, 2004

INVENTOR(S)

Brent Keeth

It is certified that errors appear in the above identified patent and that said Letters Patent is hereby corrected as shown below:

Column, Line	Reads	Should Read
Item (56), References	"Descriptive literature	Descriptive literature
Cited, Other Publications	entitled, 400MHz	entitled, "400MHz
	SLDRAM, 4Mx16	SLDRAM, 4Mx16
	SLDRAM Pipelined,	SLDRAM Pipelined,
	Eight Bank, 2.5 V	Eight Bank, 2.5 V
	Operation, SLDRAM	Operation," SLDRAM
	Consortium Advance	Consortium Advance
	Sheet, published	Sheet, published
	throughout the United	throughout the United
	States, pp. 1-22."	States, pp. 1-22."
Item (57), Line 1	"pair of arrays"	pair of arrays,
Column 4, Line 23	"November. 1991 and"	November 1991 and
Column 7, Line 62	"appended claims.	appended claims,
	which"	which
Column 8, Line 28	"gate of a transistor"	gate of a transistor;
Column 9, Line 5	"columns each colunn"	columns, each column
Column 9, Line 16	"complementary dais	complementary data
	lines"	lines
Column 9, Line 57	"coupled a"	coupled to a
Column 10, Line 48	"and in"	and an
Column 11, Line 32	"transistor"	transistor;
Column 12, Line 41	"logic stare"	logic state

MAILING ADDRESS OF SENDER:

DORSEY & WHITNEY LLP 1420 Fifth Avenue, Suite 3400 Seattle, Washington 98101 Patent No. 6,819,611 B2

No. add'l. copies @ .30 per page

FORM PTO-1050 (REV. 3-82)

h:\ip\clients\micron technology\400\500426.02\500426.02 pto 1050.doc

AUG 14 LUUD